

FIG. 1





FIG. 2



The flowchart illustrates the error handling process for data transfer between four modules: CPU 11A, Interface Module-LSI 14, PCI Bridge Module 40A, and Management Module 30.

Initial Setup and First Transfer:

- CPU 11A:** Executes S51 (SET PLURAL DSCs FOR TRANSFERRING DATA) and S52 (START DMA).
- Interface Module-LSI 14:** Executes S53 (LOAD DSC) and S59 (LOAD DSC).
- PCI Bridge Module 40A:** Executes S54 (TRANSFER DATA 1), S60 (TRANSFER DATA 2), and S66 (TRANSFER DATA 3).
- Management Module 30:** Executes S55 (TRANSFER DATA 1) and S61 (TRANSFER DATA 2).

Error Detection and Handling:

- An error occurs during the transfer of DATA 2 (indicated by a cross and 'ERROR' label).
- Interface Module-LSI 14:** Executes S74 (RETAIN ERROR ADDRESS), S65 (LOAD DSC), S68 (GENERATE DSC), S70 (AUTOMATICALLY DETERMINE), S75 (GENERATE DSC), and S76 (OBTAIN ERROR ADDRESS).
- PCI Bridge Module 40A:** Executes S69 (OBTAIN AA CODES).
- Management Module 30:** Executes S67 (TRANSFER DATA 3).

Re-transfer Process:

- CPU 11A:** Executes S72 (CONFIRM STATUS), S73 (DETERMINE), S77 (OBTAIN ERROR ADDRESS), S78 (DETECT FROM THE ERROR ADDRESS THAT ERROR HAS OCCURRED DURING TRANSFER OF DATA 2), S79 (RE-TRANSFER DATA 2 & 3), S51' (SET PLURAL DSCs FOR TRANSFER DATA), and S52' (START DMA).
- Interface Module-LSI 14:** Executes S59' (LOAD DSC), S65' (LOAD DSC), S68' (GENERATE DSC), S70' (AUTOMATICALLY DETERMINE), and S71' (END NOTICE (INTERRUPTION)).
- PCI Bridge Module 40A:** Executes S60' (TRANSFER DATA 2), S66' (TRANSFER DATA 3), and S69' (OBTAIN AA CODES).
- Management Module 30:** Executes S61' (TRANSFER DATA 2) and S67' (TRANSFER DATA 3).

The process concludes with S72' (CONFIRM STATUS) and S73' (DETERMINE) in the CPU 11A module.

FIG. 4




FIG. 5




FIG. 6
PRIOR ART




FIG. 7
PRIOR ART

